

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	99	(simulat\$5 and marker).clm.	US-PGPUB	OR	ON	2005/12/02 18:23

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	1	("6708270").PN.	USPAT	OR	OFF	2005/12/02 16:50
L2	4	(("5355487") or ("6092180") or ("6154857") or ("6526370")).PN.	USPAT	OR	OFF	2005/12/02 16:50

Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

SUPPORT

Results for "{mayer a.&lt;in&gt;au}"

Your search matched 159 of 1263585 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

[e-mail](#) [print friendly](#)

## » Search Options

[View Session History](#)[New Search](#)

## » Key

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

## Modify Search

(mayer a.&lt;in&gt;au)

 Check to search only within this results setDisplay Format:  Citation  Citation & Abstract

Select Article Information

View: 1-25 | [26-50](#) | [51-75](#) | [76-100](#)

- 1. Mean radar cross section of finite cylindrical wires: Dependence on conductivity and frequency

Mayer, A.;  
Proceedings of the IEEE  
Volume 55, Issue 12, Dec. 1967 Page(s):2197 - 2197  
[AbstractPlus](#) | Full Text: [PDF\(105 KB\)](#) IEEE JNL

- 2. Mean radar cross section in finite cylindrical wires: Dependence on conductivity and frequency

Mayer, A.;  
Proceedings of the IEEE  
Volume 55, Issue 8, Aug. 1967 Page(s):1502 - 1504  
[AbstractPlus](#) | Full Text: [PDF\(327 KB\)](#) IEEE JNL

- 3. Thermal radio radiation from the moon and planets

Mayer, C.;  
Antennas and Propagation, IEEE Transactions on [legacy, pre - 1988]  
Volume 12, Issue 7, Dec 1964 Page(s):902 - 913  
[AbstractPlus](#) | Full Text: [PDF\(1552 KB\)](#) IEEE JNL

- 4. Feed region modes in dipole phased arrays

Mayer, E.; Hessel, A.;  
Antennas and Propagation, IEEE Transactions on [legacy, pre - 1988]  
Volume 30, Issue 1, Jan 1982 Page(s):66 - 75  
[AbstractPlus](#) | Full Text: [PDF\(664 KB\)](#) IEEE JNL

- 5. Line-of-sight observations at 86 GHz with a very large and a small antenna

Vogel, W.; Davis, J.; Mayer, C.;  
Antennas and Propagation, IEEE Transactions on [legacy, pre - 1988]  
Volume 32, Issue 2, Feb 1984 Page(s):113 - 118  
[AbstractPlus](#) | Full Text: [PDF\(544 KB\)](#) IEEE JNL

- 6. A design procedure for dielectric microwave lenses of large aperture ratio and large scanning angle

Holt, F.; Mayer, A.;  
Antennas and Propagation, IEEE Transactions on [legacy, pre - 1988]  
Volume 5, Issue 1, Jan 1957 Page(s):25 - 30  
[AbstractPlus](#) | Full Text: [PDF\(512 KB\)](#) IEEE JNL

- 7. Correction to "A design procedure for dielectric microwave lenses of large aperture ratio and large scanning angle"

Holt, F.; Mayer, A.;  
Antennas and Propagation, IEEE Transactions on [legacy, pre - 1988]

Search Results

[BROWSE](#)
[SEARCH](#)
[IEEE XPLORE GUIDE](#)
[SUPPORT](#)

Results for "( ( accelerated&lt;in&gt;metadata ) &lt;and&gt; ( simulation &lt;in&gt;metadata ) )&lt;and&gt; ( sta..."

Your search matched 163 of 1263585 documents.

 A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance in Descending order**.



 » **Search Options**
[View Session History](#)
[New Search](#)

 » **Key**
**IEEE JNL** IEEE Journal or Magazine

Select Article Information

[View: 1-25](#) | [26-50](#) | [51-75](#) | [76-100](#)
**IEE JNL** IEE Journal or Magazine

**IEEE CNF** IEEE Conference Proceeding

**IEE CNF** IEE Conference Proceeding

**IEEE STD** IEEE Standard

**Modify Search**
 (( accelerated<in>metadata ) <and> ( simulation <in>metadata ) )<and> ( state<in>n )

 Check to search only within this results set

 Display Format:  Citation  Citation & Abstract

1. **Comparison of simulation algorithms for accelerated determination of periodic steady state of switched networks**  
 Duwang L; Tymerski, R.;  
 Industrial Electronics, IEEE Transactions on  
 Volume 47, Issue 6, Dec. 2000 Page(s):1278 - 1285  
 Digital Object Identifier 10.1109/41.887956  
[AbstractPlus](#) | [References](#) | [Full Text: PDF\(128 KB\)](#) [IEEE JNL](#)

2. **Simulations of racetrack microtron for acceleration of picosecond electron pulse**  
 Washio, M.; Kuroda, R.; Yang, J.; Hori, T.; Sakai, F.;  
 Particle Accelerator Conference, 1999. Proceedings of the 1999  
 Volume 4, 27 March-2 April 1999 Page(s):2298 - 2300 vol.4  
 Digital Object Identifier 10.1109/PAC.1999.792667  
[AbstractPlus](#) | [Full Text: PDF\(148 KB\)](#) [IEEE CNF](#)

3. **Ensemble Monte Carlo study of interface-state generation in low-voltage scaled silicon MOS devices**  
 Ellis-Monaghan, J.J.; Hulfachor, R.B.; Kim, K.W.; Littlejohn, M.A.;  
 Electron Devices, IEEE Transactions on  
 Volume 43, Issue 7, July 1996 Page(s):1123 - 1132  
 Digital Object Identifier 10.1109/16.502424  
[AbstractPlus](#) | [References](#) | [Full Text: PDF\(928 KB\)](#) [IEEE JNL](#)

4. **Hot-carrier-induced alterations of MOSFET capacitances: a quantitative monitor for electrical degradation**  
 Esseni, D.; Pieracci, A.; Quadrelli, M.; Ricco, B.;  
 Electron Devices, IEEE Transactions on  
 Volume 45, Issue 11, Nov. 1998 Page(s):2319 - 2328  
 Digital Object Identifier 10.1109/16.726648  
[AbstractPlus](#) | [References](#) | [Full Text: PDF\(464 KB\)](#) [IEEE JNL](#)


5. **A fast signature computation algorithm for LFSR and MISR**  
 Bin-Hong Lin; Shao-Hui Shieh; Cheng-Wen Wu;  
 Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on  
 Volume 19, Issue 9, Sept. 2000 Page(s):1031 - 1040  
 Digital Object Identifier 10.1109/43.863643  
[AbstractPlus](#) | [References](#) | [Full Text: PDF\(208 KB\)](#) [IEEE JNL](#)

6. **Ultimate kinematic characteristics of composite solids**  
 Shvetsov, G.A.; Stankevich, S.V.;  
 Magnetics, IEEE Transactions on  
 Volume 39, Issue 1, Part 1, Jan. 2003 Page(s):327 - 331  
 Digital Object Identifier 10.1109/TMAG.2002.806422  
[AbstractPlus](#) | [References](#) | [Full Text: PDF\(375 KB\)](#) [IEEE JNL](#)

**Web**Results 1 - 10 of about 11,500 for **albrecht mayer microprocessor simulation**. (0.21 seconds)**Asian Test Symposium 1999**Defining SRAM Resistive Defects and Their **Simulation** Stimuli. 33-40 ...Electronic Edition ([link](#)) BibTeX · Albrecht P. Stroele, Frank Mayer: ...[www.informatik.uni-trier.de/~ley/db/conf/ats/ats1999.html](http://www.informatik.uni-trier.de/~ley/db/conf/ats/ats1999.html) - 36k - [Cached](#) - [Similar pages](#)**35. Design Automation Conference**Design Methodology of a 200MHz Superscalar **Microprocessor**: SH-4. 246-249 ...Bridging the Gap Between **Simulation** and Formal Verification. David L. Dill: ...[www.informatik.uni-trier.de/~ley/db/conf/dac/dac98.html](http://www.informatik.uni-trier.de/~ley/db/conf/dac/dac98.html) - 104k - [Cached](#) - [Similar pages](#)[ [More results from www.informatik.uni-trier.de](#) ]**EP1025500 Infineon european software patent - Method and device ...**EP1025500 Infineon technologies ag (DE): Method and device for system **simulation** of microcontrollers/**microprocessors** and corresponding peripheral modules ...[gauss.ffi.org/PatentView/EP1025500](http://gauss.ffi.org/PatentView/EP1025500) - 20k - Nov 30, 2005 - [Cached](#) - [Similar pages](#)**Computer Science, Digital Systems and BCSE Honours Projects 2002**David **Albrecht**; Nandita Bhattacharjee; John Crossley; Trevor Dix ... Design techniques for fast **simulation** of the linear acoustic models for the physical ...[www.csse.monash.edu.au/hons/2004/2004resProjs.html](http://www.csse.monash.edu.au/hons/2004/2004resProjs.html) - 110k - [Cached](#) - [Similar pages](#)**ATS:ATS'99**... the Fault Coverage of **Microprocessors** Junichi Hirase, Shinichi Yoshimura, ...Test Configurations with Accumulators **Albrecht P. Stroele** and **Frank Mayer** ...[fan.naist.jp/test\\_plaza/frames/ats/ats99.html](http://fan.naist.jp/test_plaza/frames/ats/ats99.html) - 35k - [Cached](#) - [Similar pages](#)**Library : Institute of Information Systems & Information ...**Harald Mayer, Werner Haas; EMMSEC 99: European Multimedia, **Microprocessor** Systems and Electronic Commerce – Business and Work in the Information Society, ...[www.joanneum.at/en/informatik/bibliothek\\_liste.php?p\\_iid=IIS&p\\_typ=PUB](http://www.joanneum.at/en/informatik/bibliothek_liste.php?p_iid=IIS&p_typ=PUB) - 50k - [Cached](#) - [Similar pages](#)**References**In CR Reeves RF **Albrecht** and NC Steele, editors, Artificial Neural Nets and Genetic... In Proceedings of the 2nd Int. Conf. on the **Simulation** of Adaptive ...[www.informatics.sussex.ac.uk/users/adrianth/ecal95/node10.html](http://informatics.sussex.ac.uk/users/adrianth/ecal95/node10.html) - 9k - [Cached](#) - [Similar pages](#)**ats.Eighth Asian Test Symposium (ATS'99)**Defining SRAM Resistive Defects and Their **Simulation** Stimuli (Abstract) ...**Albrecht P. Stroele**, University of Karlsruhe **Frank Mayer**, University of ...[csdl.computer.org/.../dl/proceedings/ats/&toc=comp/proceedings/ats/1999/0315/00/0315toc.xml](http://csdl.computer.org/.../dl/proceedings/ats/&toc=comp/proceedings/ats/1999/0315/00/0315toc.xml) - [Similar pages](#)**IEEE VLSI Test Symposium 1997****Albrecht P. Stroele**, **Frank Mayer**: Methods to reduce test application time for... **Microprocessor** Test and Validation: Any New Avenues? 458-464 ...[www.sigmod.org/dblp/db/conf/vts/vts1997.html](http://www.sigmod.org/dblp/db/conf/vts/vts1997.html) - 39k - [Cached](#) - [Similar pages](#)**DAC'98 Table of Contents**242]; 14.4 Design Methodology of a 200MHz Superscalar **Microprocessor**: SH-4 ...Session 21: Bridging the Gap Between **Simulation** and Formal Verification ...[www.sigda.org/Archives/ProceedingArchives/Dac/Dac98/papers/1998/dac98/htmfiles/sun\\_sgi/dactoc.htm](http://www.sigda.org/Archives/ProceedingArchives/Dac/Dac98/papers/1998/dac98/htmfiles/sun_sgi/dactoc.htm) - 82k - [Cached](#) - [Similar pages](#)Try searching for **albrecht mayer microprocessor simulation** on Google Book Search

Google

Result Page: 1 2 3 4 5 6 7 8 9 10 [Next](#)



Free! Instantly find your email, files, media and web history. [Download now](#).

[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#)

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

©2005 Google



Published before September 1998

Terms used

[accelerated](#) [operating](#) [core](#) [processor](#) [simulation](#) [state](#)

Found 192 of 95,617

Sort results  
by

 [Save results to a Binder](#)

Try an [Advanced Search](#)

Display  
results

 [Search Tips](#)

Try this search in [The ACM Guide](#)

Open results in a new  
window

Results 1 - 20 of 192

Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [next](#)

Relevance scale 

**1 [Trace-driven memory simulation: a survey](#)**

 Richard A. Uhlig, Trevor N. Mudge  
June 1997 **ACM Computing Surveys (CSUR)**, Volume 29 Issue 2

Publisher: ACM Press

Full text available:  [pdf\(636.11 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#), [review](#)

As the gap between processor and memory speeds continues to widen, methods for evaluating memory system designs before they are implemented in hardware are becoming increasingly important. One such method, trace-driven memory simulation, has been the subject of intense interest among researchers and has, as a result, enjoyed rapid development and substantial improvements during the past decade. This article surveys and analyzes these developments by establishing criteria for evaluating trac ...

**Keywords:** TLBs, caches, memory management, memory simulation, trace-driven simulation

**2 [Functional verification methodology of Chameleon processor](#)**

 Françoise Casaubieilh, Anthony McIsaac, Mike Benjamin, Mike Bartley, François Pogodalla, Frédéric Rocheteau, Mohamed Belhadj, Jeremy Eggleton, Gérard Mas, Geoff Barrett, Christian Berthet

June 1996 **Proceedings of the 33rd annual conference on Design automation**

Publisher: ACM Press

Full text available:  [pdf\(62.38 KB\)](#) Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

**3 [Special section: Reasoning about structure, behavior and function](#)**

 B. Chandrasekaran, Rob Milne  
July 1985 **ACM SIGART Bulletin**, Issue 93

Publisher: ACM Press

Full text available:  [pdf\(5.13 MB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#)

The last several years' of work in the area of knowledge-based systems has resulted in a deeper understanding of the potentials of the current generation of ideas, but more importantly, also about their limitations and the need for research both in a broader framework as well as in new directions. The following ideas seem to us to be worthy of note in this connection.

**4 [Design of heterogeneous ICs for mobile and personal communication systems](#)**

Gert Goossens, Ivo Bolsens, Bill Lin, Francky Catthoor



November 1994 **Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design**

Publisher: IEEE Computer Society Press

Full text available:  pdf(1.04 MB)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

Mobile and personal communication systems form key market areas for the electronics industry of the nineties. Stringent requirements in terms of flexibility, performance and power dissipation, are driving the development of integrated circuits into the direction of heterogeneous single-chip solutions. New IC architectures are emerging which contain the core of a powerful programmable processor, complemented with dedicated hardware, memory and interface structures. In this tutorial we will d ...

5 **Hardware/software co-simulation in a VHDL-based test bench approach** 

 Matthias Bauer, Wolfgang Ecker

June 1997 **Proceedings of the 34th annual conference on Design automation - Volume 00**

Publisher: ACM Press

Full text available:  pdf(88.32 KB)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

 [Publisher Site](#)

Novel test bench techniques are required to cope with afunctional test complexity which is predicted to grow muchmore strongly than design complexity. Our test benchapproach attacks this complexity by using a stronghierarchical architecture, application domain-independentsynchronization, reusable modules, and easy incrementalextendability based on table-driven techniques. In addition,the integration of VHDL/C co-simulation under the controlof the test bench makes it possible to use the hardware ...

6 **Human-computer interface development: concepts and systems for its management** 

 H. Rex Hartson, Deborah Hix

March 1989 **ACM Computing Surveys (CSUR)**, Volume 21 Issue 1

Publisher: ACM Press

Full text available:  pdf(7.97 MB)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#), [review](#)

*Human-computer interface management*, from a computer science viewpoint, focuses on the process of developing quality human-computer interfaces, including their representation, design, implementation, execution, evaluation, and maintenance. This survey presents important concepts of interface management: dialogue independence, structural modeling, representation, interactive tools, rapid prototyping, development methodologies, and control structures. *Dialogue independence* is th ...

7 **Realizing OpenGL: two implementations of one architecture** 

 Mark J. Kilgard

August 1997 **Proceedings of the ACM SIGGRAPH/EUROGRAPHICS workshop on Graphics hardware**

Publisher: ACM Press

Full text available:  pdf(1.66 MB)

Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

**Keywords:** O2, OpenGL, graphics hardware architecture, infinite-reality

8 **Launching the new era** 

 Kazuhiro Fuchi, Robert Kowalski, Koichi Furukawa, Kazunori Ueda, Ken Kahn, Takashi Chikayama, Evan Tick

March 1993 **Communications of the ACM**, Volume 36 Issue 3

Publisher: ACM Press

Full text available:  pdf(3.45 MB)

Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#), [review](#)

**9 Tempest and typhoon: user-level shared memory**

S. K. Reinhardt, J. R. Larus, D. A. Wood

April 1994 **ACM SIGARCH Computer Architecture News , Proceedings of the 21ST annual international symposium on Computer architecture ISCA '94**, Volume 22 Issue 2

Publisher: IEEE Computer Society Press, ACM Press

Full text available:  pdf(1.44 MB)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

Future parallel computers must efficiently execute not only hand-coded applications but also programs written in high-level, parallel programming languages. Today's machines limit these programs to a single communication paradigm, either message-passing or shared-memory, which results in uneven performance. This paper addresses this problem by defining an interface, *Tempest*, that exposes low-level communication and memory-system mechanisms so programmers and compilers can customize polici ...

**10 The space shuttle primary computer system**

Alfred Spector, David Gifford

September 1984 **Communications of the ACM**, Volume 27 Issue 9

Publisher: ACM Press

Full text available:  pdf(5.34 MB)

Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

**Keywords:** PASS, avionics system, space shuttle

**11 Special issue: AI in engineering**

D. Sriram, R. Joobhani

April 1985 **ACM SIGART Bulletin**, Issue 92

Publisher: ACM Press

Full text available:  pdf(8.79 MB)

Additional Information: [full citation](#), [abstract](#)

The papers in this special issue were compiled from responses to the announcement in the July 1984 issue of the SIGART newsletter and notices posted over the ARPAnet. The interest being shown in this area is reflected in the sixty papers received from over six countries. About half the papers were received over the computer network.

**12 Rapid simulation of wireless systems**

L. Felipe Perrone, David M. Nicol

July 1998 **ACM SIGSIM Simulation Digest , Proceedings of the twelfth workshop on Parallel and distributed simulation PADS '98**, Volume 28 Issue 1

Publisher: IEEE Computer Society, ACM Press

Full text available:

 pdf(1.02 MB) 

Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

[Publisher Site](#)

**13 PACS: a parallel microprocessor array for scientific calculations**

Tsutomu Hoshino, Toshio Kawai, Tomonori Shirakawa, Junchi Higashino, Akira Yamaoka,

Hachidai Ito, Takashi Sato, Kazuo Sawada

August 1983 **ACM Transactions on Computer Systems (TOCS)**, Volume 1 Issue 3

Publisher: ACM Press

Full text available:  pdf(1.95 MB)

Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

**Keywords:** MIMD, array processors, distributed systems, highly parallel processors, multimicroprocessors, multiprocessing, multiprocessors, nearest neighbor communication, parallel algorithms, parallel language, parallel processors, performance measurement, processor architecture, scientific calculation, supercomputer, synchronization

**14 Tempest and typhoon: user-level shared memory**   
Steven K. Reinhardt, James R. Larus, David A. Wood  
August 1998 **25 years of the international symposia on Computer architecture (selected papers)**  
Publisher: ACM Press  
Full text available:  pdf(1.57 MB) Additional Information: [full citation](#), [references](#), [index terms](#)

**15 An empirical evaluation of two memory-efficient directory methods**   
Brian W. O'Kafka, A. Richard Newton  
May 1990 **ACM SIGARCH Computer Architecture News , Proceedings of the 17th annual international symposium on Computer Architecture ISCA '90**, Volume 18 Issue 3a  
Publisher: ACM Press  
Full text available:  pdf(1.19 MB) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

This paper presents an empirical evaluation of two memory-efficient directory methods for maintaining coherent caches in large shared memory multiprocessors. Both directory methods are modifications of a scheme proposed by Censier and Feautrier [5] that does not rely on a specific interconnection network and can be readily distributed across interleaved main memory. The schemes considered here overcome the large amount of memory required for tags in the original scheme in two different ways ...

**16 The performance impact of flexibility in the Stanford FLASH multiprocessor**   
Mark Heinrich, Jeffrey Kuskin, David Ofelt, John Heinlein, Joel Baxter, Jaswinder Pal Singh, Richard Simoni, Kourosh Gharachorloo, David Nakahira, Mark Horowitz, Anoop Gupta, Mendel Rosenblum, John Hennessy  
November 1994 **ACM SIGPLAN Notices , ACM SIGOPS Operating Systems Review , Proceedings of the sixth international conference on Architectural support for programming languages and operating systems ASPLOS-VI**, Volume 29 , 28 Issue 11 , 5  
Publisher: ACM Press  
Full text available:  pdf(1.43 MB) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

A flexible communication mechanism is a desirable feature in multiprocessors because it allows support for multiple communication protocols, expands performance monitoring capabilities, and leads to a simpler design and debug process. In the Stanford FLASH multiprocessor, flexibility is obtained by requiring all transactions in a node to pass through a programmable node controller, called MAGIC. In this paper, we evaluate the performance costs of flexibility by comparing the performance of ...

**17 The evolution of the DECsystem 10**   
C. G. Bell, A. Kotok, T. N. Hastings, R. Hill  
January 1978 **Communications of the ACM**, Volume 21 Issue 1  
Publisher: ACM Press  
Full text available:  pdf(1.92 MB) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

The DECsystem 10, also known as the PDP-10, evolved from the PDP-6 (circa 1963) over five generations of implementations to presently include systems covering a price range of five to one. The origin and evolution of the hardware, operating system, and languages are described in terms of technological change, user requirements, and user developments. The PDP-10's contributions to computing technology include: accelerating the transition from batch oriented to time sharing computing systems; ...

**Keywords:** architecture, computer structures, operating system, timesharing

**18 Parallel approaches to short range molecular dynamics simulations**   
Pablo Tamayo, Jill P. Mesirov, Bruce M. Boghosian  
August 1991

 Publisher: ACM Press

Full text available:  pdf(818.30 KB) Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

**19 Hardware acceleration of gate array layout**



 Philip M. Spira, Carl Hage

June 1985 **Proceedings of the 22nd ACM/IEEE conference on Design automation**

Publisher: ACM Press

Full text available:  pdf(823.07 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

In this paper we describe the hardware and software of a system which we have implemented to accelerate the physical design of gate arrays. In contrast to nearly all other reported approaches, our approach to hardware acceleration is to augment a single-user host workstation with a general-purpose microprogrammable slave processor having a large private memory. One or more such slaves can be attached. We have implemented placement improvement on the system, achieving a 20 x speedup vs. a hi ...

**20 Curriculum '78: recommendations for the undergraduate program in computer**



 science— a report of the ACM curriculum committee on computer science

Richard H. Austing, Bruce H. Barnes, Della T. Bonnette, Gerald L. Engel, Gordon Stokes

March 1979 **Communications of the ACM**, Volume 22 Issue 3

Publisher: ACM Press

Full text available:  pdf(2.20 MB) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#)

Contained in this report are the recommendations for the undergraduate degree program in Computer Science of the Curriculum Committee on Computer Science (C3S) of the Association for Computing Machinery (ACM). The core curriculum common to all computer science undergraduate programs is presented in terms of elementary level topics and courses, and intermediate level courses. Elective courses, used to round out an undergraduate program, are then discussed, and ...

**Keywords:** computer science curriculum, computer science education, computer science undergraduate degree programs, computer sciences courses, continuing education, service courses

Results 1 - 20 of 192

Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [next](#)

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc.

[Terms of Usage](#) [Privacy Policy](#) [Code of Ethics](#) [Contact Us](#)

Useful downloads:  [Adobe Acrobat](#)  [QuickTime](#)  [Windows Media Player](#)  [Real Player](#)



**Web** Results 1 - 10 of about 23,300 for accelerated executed processor core simulated OR simulation OR simulating file

[PDF] [Xtensa LX Configurable Processor Core](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

**Processor Generator** allows quick configuration of many Xtensa LX **core** preconfigured options, including: **Execution Unit** and ISA Options ...

[www.tensilica.com/pdf/xtensa\\_LX.pdf](http://www.tensilica.com/pdf/xtensa_LX.pdf) - [Similar pages](#)

[PDF] [ACCELERATED HARDWARE/SOFTWARE CO-VERIFICATION](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

bonded-out **core** for a **processor core** being included in an ASIC. ... **Processor simulation** is done by an instruction set simulator (ISS), and memory is ...

[www.cadence.com/whitepapers/Coverification\\_wp.pdf](http://www.cadence.com/whitepapers/Coverification_wp.pdf) - [Similar pages](#)

[PDF] [Efficient Sampling Startup for Sampled Processor Simulation](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

Simulating the full **execution** of an industry standard benchmark can take weeks ... **Processor simulation** model very quickly. As **simulated** cache sizes ...

[www.cse.ucsd.edu/~calder/papers/HIPAC-05-SampleStartup.pdf](http://www.cse.ucsd.edu/~calder/papers/HIPAC-05-SampleStartup.pdf) - [Similar pages](#)

[PDF] [Accelerated Technology - Eclipse: The development system that ...](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

**processor core**, and at least one DSP. ... but to run on **simulated hardware**. This is ... **simulation** of the clock tick allows the ...

[www.acceleratedtechnology.com/pdf\\_download/eclipse\\_article.pdf](http://www.acceleratedtechnology.com/pdf_download/eclipse_article.pdf) - [Similar pages](#)

[PDF] [Code | lab](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

Instruction Set **Simulation** allows programs generated for the target **core** or **processor** to be run on the host computer without the need for a real target - ...

[www.acceleratedtechnology.com/pdf\\_download/brochures/codelabOverview.pdf](http://www.acceleratedtechnology.com/pdf_download/brochures/codelabOverview.pdf) - [Similar pages](#)

[PDF] [Xilinx XAPP717 Accelerated System Performance with the APU ...](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

The FCM **execution** result that is passed to the **processor** ... Compile the ISE **simulation** libraries. Refer to Chapter 6, **Simulating Your Design** in the ...

[direct.xilinx.com/bvdocs/appnotes/xapp717.pdf](http://direct.xilinx.com/bvdocs/appnotes/xapp717.pdf) - [Similar pages](#)

[PDF] [ARM-BASED SOC PROTOTYPING PLATFORM USING APTIX](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

codesign and **accelerated hardware simulation**. Through ARM-based SoC prototyping platform, ... are **executed** on the **processor**. Thus, the real time operation ...

[www.iaalab.ncku.edu.tw/iceer2005/Form/PaperFile/20-001.pdf](http://www.iaalab.ncku.edu.tw/iceer2005/Form/PaperFile/20-001.pdf) - [Similar pages](#)

[PDF] [ARM7 FAMILY](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... set extensions to support DSP operations and **accelerated execution** of Java ... DBX enabled **core**. ARM720T. Open platform **processor core**. ARM7TDMI ...

[www.arm.com/pdfs/ARM7\\_thumb\\_flyer\\_35\\_4.pdf](http://www.arm.com/pdfs/ARM7_thumb_flyer_35_4.pdf) - [Similar pages](#)

[PDF] [SecurCore 77-8](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

(IP) in the form of **processor core** designs, cache ... chain that allows the **simulation** and target debug of SecurCore processors. This kit is available free ...

[www.arm.com/miscPDFs/1665.pdf](http://www.arm.com/miscPDFs/1665.pdf) - [Similar pages](#)

[PDF] CSX Processor Architecture Whitepaper

File Format: PDF/Adobe Acrobat - [View as HTML](#)

processed, on every PE core in the poly **execution** unit. EXAMPLE ... point accelerated processor the task is compute bound. so I/O bandwidth is not an issue. ...

[www.clearspeed.com/downloads/](http://www.clearspeed.com/downloads/) Architecture%20Whitepaper.pdf - [Similar pages](#)

Goooooooooogle ►

Result Page: 1 2 3 4 5 6 7 8 9 10 [Next](#)



Free! Instantly find your email, files, media and web history. [Download now.](#)

[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#)

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

©2005 Google



simulator acceleration marker system states m

Search

[Advanced Scholar Search](#)

[Scholar Preferences](#)

[Scholar Help](#)

Search only in Engineering, Computer Science, and Mathematics.

Search in all subject areas.

## Scholar

Results 1 - 10 of about 16 for simulator acceleration marker system states microprocessor. (0.10 seconds)

### ASPEN: Towards Effective Simulation of Threads & Engines in Evolving Platforms

J Moses, R Ilijikal, R Iyer, R Huggahalli, D ... - Proceedings of the The IEEE Computer Society's 12th Annual ..., 2004 - ieeexplore.ieee.org

... case study on server network **acceleration**, which includes ... ASPEN stands for Architectural Simulator for Parallel ... of work to these different **system** components is ...

Web Search - [doi.ieeecomputersociety.org](http://doi.ieeecomputersociety.org) - [ieeexplore.ieee.org](http://ieeexplore.ieee.org) - [portal.acm.org](http://portal.acm.org)

### Intelligent control of power wheelchairs

RA Cooper - IEEE Engineering in Medicine and Biology Magazine, 1995 - ieeexplore.ieee.org

... maximum speed, yaw velocity and **acceleration**, acceleration and ... the user to toggle between driving and talking **states**. ... driving while the other sub-system is be ...

Cited by 15 - Web Search - [ieeexplore.ieee.org](http://ieeexplore.ieee.org)

### [PS] Design, Prototype Implementation and Experimental Evaluation of a Scalable Multiprocessor ...

D der Technischen Wissenschaften - iti.tu-graz.ac.at

... QSim ist der bekannteste qualitative **Simulator**. ... benötigt die Funktion form-all-states den großen Teil ... und Abbildung auf ein Multiprozessor **System** beschleunigt. ...

[View as HTML](#) - Web Search

### [PS] Wearable and Automotive Systems for Aect Recognition from Physiology

JA Healey - vismod.media.mit.edu

... **states**. ... Page 11. 4-2 To make the wearable monitoring **system** less noticeable, a PalmPi- ... a **microprocessor** unit in the heel of the shoe (bottom). : : : ...

Cited by 17 - [View as HTML](#) - Web Search - [vismod.media.mit.edu](http://vismod.media.mit.edu) - [portal.acm.org](http://portal.acm.org) - [dspace.mit.edu](http://dspace.mit.edu) - [all 5 versions »](#)

### [book] Design Verification with E

S Palnitkar - 2003 - print.google.com

... Printed in the United States of America First Printing ... **System** 61 .2 Verification ... Automation **System** with e ... 1 Interaction between Specman Elite and the **Simulator** ...

Cited by 3 - Web Search - Library Search

### Squash Reuse via a Simplified Implementation of Register Integration.

A Roth, G Sohi - Journal of Instruction Level Parallelism, 2002 - cis.upenn.edu

... became evident during the initial **simulator** implementation ... register can be in one of two **states**: active (A ... register originally allocated for it, p3 (**marker** #4b ...

Cited by 3 - [View as HTML](#) - Web Search - [jilp.org](http://jilp.org)

### A Parallel Architecture for Non-Deterministic Discrete Event Simulation

M Bumble - Pennsylvania State University, 2001 - etda.libraries.psu.edu

... simulation **system**. ... Section 4.2 focus hardware **acceleration** efforts towards the bottlenecks of ... an open source, free software, traffic **simulator** which was ...

Cited by 4 - [View as HTML](#) - Web Search - [faculty.uml.edu](http://faculty.uml.edu)

### [book] Computer and Information Science and Technology Abbreviations and Acronyms Dictionary

DW South - 1994 - print.google.com

... Printed in the United States of America ... V a Audio/Visual absolute; accumulator; **acceleration**; acre; AA ... An Analytical Information Management **System** AAL Absolute ...

[Web Search](#) - [Library Search](#)

### Real-Time Visualization of Aerospace Simulations Using Computational Steering and Beowulf Clusters

A Modi - personal.psu.edu

... 2 by the United States Federal Aviation Administration (FAA), if by the ... Reality,

and Simulator Technology ... A VR system that interactively simulates a particular ...

[Cited by 3](#) - [View as HTML](#) - [Web Search](#) - [etda.libraries.psu.edu](#) - [anirudh.net](#)

### High Speed Communications for Robots

D Keane - The University of Queensland, Department of Computer Science ..., 1999 - innovexpo.itee.uq.edu.au

... actual robots are constructed to maximize **acceleration** and mobility ... RS-232 data format

uses two **states** to ... transmitted using this system has the following format ...

[Cited by 3](#) - [View as HTML](#) - [Web Search](#)

Google ►

Result Page:    [1](#) [2](#)    [Next](#)

[Google Home](#) - [About Google](#) - [About Google Scholar](#)

©2005 Google

simulation accelerate marker states processor

[Advanced Scholar Search](#)[Scholar Preferences](#)[Scholar Help](#)

Search only in Engineering, Computer Science, and Mathematics.  
 Search in all subject areas.

## Scholar

Results 1 - 10 of about 81 for simulation accelerate marker states processor. (0.07 seconds)

### Parallel Logic Simulation of VLSI Systems

RD Chamberlain - DAC, 1995 - portal.acm.org

... uses pipelining techniques to **accelerate** the simula ... has clearly dominated parallel **simulation** research is ... accomplished via circulating **marker** algorithms that ...

Cited by 59 - [Web Search](#) - [sigda.org](#) - [ccrc.wustl.edu](#) - [jerry.c-lab.de](#) - [all 9 versions »](#)

### Parallel and distributed simulation of discrete event systems

A Ferscha, SK Tripathi - 1994 - cs.nott.ac.uk

... Categories and Subject Descriptors: C.1.0 Processor Architectures: ] General ... in terms of a set of **states** and events ... Performing a **simulation** thus means mimicking ...

Cited by 106 - [View as HTML](#) - [Web Search](#) - [mines.edu](#) - [drum.umd.edu](#) - [portal.acm.org](#) - [all 7 versions »](#)

### Parallel Logic Simulation of VLSI Systems

JV BRINER JR, RD CHAMBERLAIN - ACM Computing Surveys, 1994 - portal.acm.org

... available in the VLSI system to **accelerate** the logic ... In discrete-eent **simulation**, system state variables are modeled ... and gate-level simulators add **states** to rem ...

Cited by 1 - [Web Search](#) - [portal.acm.org](#) - [ccrc.wustl.edu](#)

### Modeling and simulation of the Automated Highway System

FH Eskafi, P Varaiya - 1996 - path.berkeley.edu

... and Housing Agency, Department of Transportation; and the United **States** Department of ... 4.2 Distributed **Simulation** of Hybrid System ... 4.2.1 The **Processor** Model ...

Cited by 22 - [View as HTML](#) - [Web Search](#) - [portal.acm.org](#) - [Library Search](#)

### A Parallel Architecture for Non-Deterministic Discrete Event Simulation

M Bumble - Pennsylvania State University, 2001 - etda.libraries.psu.edu

... under the aegis of the United **States** Department ... the proposed **simulation** architecture is examined in Section 5.2. ... which are applied to **accelerate** the simulator. ...

Cited by 4 - [View as HTML](#) - [Web Search](#) - [faculty.uml.edu](#)

### [PS] ... and Experimental Evaluation of a Scalable Multiprocessor Architecture for Qualitative Simulation

D der Technischen Wissenschaften - iti.tu-graz.ac.at

... **processor** system consisting of digital signal processors TMS320C40 ... The **simulation** process in the device-oriented approach ... the set of all possible **states** of the ...

[View as HTML](#) - [Web Search](#)

### SCIENTIFIC SIMULATION INITIATIVE

E Summary - fusion.gat.com

... equation in time by advancing **marker**-particles along ... be cost-effective, it must **accelerate** as large ... be addressed with particle **simulation** techniques analogous ...

[Cached](#) - [Web Search](#)

### Speculative Data-Driven Multithreading

A Roth, GS Sohi - HPCA, 2001 - doi.ieeecomputersociety.org

... accurate estimates require detail equivalent to full **simulation**. ... matching address/identifier pair (**marker** 8 ... a data-driven multithreading enabled SMT **processor**. ...

Cited by 107 - [Web Search](#) - [doi.ieeecs.org](#) - [cs.ucsd.edu](#) - [cs.wisc.edu](#) - [all 16 versions »](#)

### Adapted Unstructured LBM for Flow Simulation on Curved Surfaces

Z Fan, Y Zhao, A Kaufman, Y He - Proceedings of the 2005 ACM SIGGRAPH/Eurographics symposium ..., 2005 - portal.acm.org

... Figure 4). In the **simulation**, for each time-step we first up- date the **states** of all ghost points based on corresponding neighboring points, and then for each ...

Worst Case Execution Time Estimation for Advanced Processor Architectures

L für Realzeit-Computersysteme - deposit.ddb.de

... in some cases the coding guidelines even **accelerate** the code ... may be executed through  
the **marker** within one ... publication [65] focusses on the **simulation** of caches ...

Web Search - tumb1.biblio.tu-muenchen.de - cs.york.ac.uk - www-users.cs.york.ac.uk

Google ►

Result Page:    1 2 3 4 5 6 7 8 9    [Next](#)

[Google Home](#) - [About Google](#) - [About Google Scholar](#)

©2005 Google

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	1	("5960188").PN.	USPAT	OR	OFF	2005/12/02 12:17
L2	0	(accelerated with (thread or process)) and simulat\$5 and ((signal with patterns) or stimulus or (test adj bench))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/02 12:24
L3	20	((kernel with mode) with (thread or process)) and simulat\$5 and ((signal with patterns) or stimulus or (test adj bench))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/02 12:28
L4	15	(worker adj thread) and simulat\$5 and ((signal with patterns) or stimulus or (test adj bench))	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/02 12:30
L5	137	(accel\$8 and simulation).ti.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/02 12:32
L6	1	(accelerate and simulation).ti.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/02 12:33
L7	26	(accelerator and simulation).ti.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/02 12:39
L8	0	(accelerator or acceleration) and (simulation or simulator) and (accelerated with thread)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/02 12:40
L9	330	(accelerator or acceleration) and (simulation or simulator) and (accelerated with process)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/02 12:41

L10	1	9 and simulator.ti.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/12/02 12:42
L11	657	(703/22).CCLS.	US-PGPUB; USPAT	OR	OFF	2005/12/02 12:42
L12	23	11 and accel\$6	USPAT	OR	ON	2005/12/02 12:43
L13	39	11 and accel\$6	US-PGPUB; USPAT	OR	ON	2005/12/02 12:57
L14	1	("6336087").PN.	USPAT	OR	OFF	2005/12/02 12:59
L15	366	11 not 13	USPAT	OR	OFF	2005/12/02 12:59